

1 (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:

- 3 a. a plurality of main processor modules each of which runs the application
4 program;
- 5 b. at least one input/output module for receiving and sending control information
6 to said control elements, communicating with each main processor module;
- 7 c. at least one communication module communicating external signals to said
8 plurality of main processor modules;
- 9 d. a time synchronizing system for synchronizing the time clocks of said main
10 processor modules;
- 11 e. a voting system which exchanges information between selected ones of said
12 main processor modules of said plurality of main processor modules and
13 compares the information in each main processor module with the information
14 in other selected ones of said main processor modules;
- 15 f. a selection system which determines which of said plurality of main processor
16 modules is a selected one of said plurality of main processor modules which is
17 used to compare information in each main processor module;
- 18 g. a plurality of separate housings for enclosing electronic circuit boards
19 representing said modules, having a common physical characteristics for
20 receiving said electronic circuit boards and providing housing electrical
21 connectors;
- 22 h. at least one base plate circuit board for mounting each module which provides
23 base plate electrical connectors for receiving the housing electrical connectors;
24 and
- 25 i. a common rail system for mounting of said at least one base plate circuit board
26 and providing electrical connections to each of said housings.

3.2 Claim 2 is unchanged.

3.3 Please amend claim 3 as follows:

72
1 3. (Amended) A controller as described in claim 1 wherein each of said [housing]
2 plurality of housings includes a mounting fastener attached to said housing which is used to
3 mount said housing to said baseplate circuit board and remove said housing from said base
4 plate circuit board.

3.4 Claims 4 - 5 are unchanged.

3.5 Please amend claims 6 through 64 as follows:

73
Sub C3
1 6. (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:
3 a. a plurality of main processor modules each of which runs the application
4 program;
5 b. at least one input/output module for receiving and sending control information
6 to said control elements communicating with each main processor module;
7 c. a time synchronizing system for synchronizing the time clocks of said main
8 processor modules;
9 d. a voting system which exchanges information between selected ones of said
10 main processor modules of said plurality of main processor modules and
11 compares the information in each selected main processor module with the
12 information in other selected ones of said main processor modules;
13 e. a selection system which determines which of said plurality of main processor
14 modules is a selected one of said plurality of main processor modules which is
15 used to compare information in each main processor module;
16 f. a channel transmission validity testing system;
17 g. a plurality of separate housings for enclosing electronic circuit boards
18 representing said modules, having a common physical characteristics for
19 receiving said electronic circuit boards and providing housing electrical
20 connectors;

21 h. at least one base plate circuit board for mounting each module which provides
22 base plate electrical connectors for receiving the housing electrical connectors;
23 and

24 i. a common rail system for mounting of said at least one base plate circuit board
25 and providing electrical connections to each of said housings.

1 7. (Amended) A controller as described in claim 6 wherein there are a plurality of
2 base plate circuit boards, selected ones of said base plate circuit boards receiving said
3 housing for said main processor modules, and other selected ones of said base plate circuit
4 boards receiving said housing for said at least one input/output module, [and still other
5 selected ones of said base plate circuit boards receiving said housing for said at least one
6 communication module.

1 8. (Amended) A controller as described in claim [1]6 wherein said housing includes
2 a mounting fastener attached to said housing which is used to mount and remove said housing
3 from said base plate circuit board by manipulation of said fastener.

1 9. (Amended) A controller as described in claim [3]8 wherein said fastener is an
2 elongated screw which is rotatable attached to said housing along its length such that when
3 the screw is rotated in a first direction the housing electrical connectors are pulled into
4 engagement with said base plate electrical connectors and when turned in an opposite
5 direction pulls said housing electrical connectors out of engagement with said base plate
6 electrical connectors.

1 10. (Amended) A controller as described in claim [3]8 further comprising a sensor for
2 sensing a change in position of said fastener and a module remove detector system for
3 indicating that the fastener position has changed.

1 11. (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:

3 a. a plurality of main processor modules each of which runs the application
4 program;

5 b. at least one input/output module for receiving and sending control information
6 to control elements, communicating with each main processor module;

AB 2014

- 7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
- c. at least one communication module communicating external signals to said plurality of main processor modules;
 - d. a time synchronizing system for synchronizing the time clocks of said main processor modules;
 - e. a voting system which exchanges information between selected ones of said main processor modules of said plurality of modules and compares the information in each main processor module with the information in other selected ones of said main processor modules;
 - f. a selection system which determines which of said plurality of main processor modules is a selected one of said plurality of main processor modules which is used to compare information in each main processor module;
 - g. a plurality of separate housings for enclosing electronic circuit boards representing said modules, having a common physical characteristics for receiving said electronic circuit boards and providing housing electrical connectors;
 - h. at least one base plate circuit board for mounting each module which provides base plate electrical connectors for receiving the housing electrical connectors; and
 - i. a common rail system for mounting of said at least one base plate circuit board and providing electrical receptacles to each of said housings.

1 12. (Amended) A controller as described in claim [1] 11 wherein there are a plurality
2 of base plate circuit boards, selected ones of said base plate circuit boards receiving said
3 housing for said main processor modules, other selected ones of said base plate circuit boards
4 receiving said housing for said at least one input/output module, and still other selected ones
5 of said base plate circuit boards receiving said housing for said at least one communication
6 module.

1 13. (Amended) A controller as described in claim [1] 11 wherein said housing includes
2 a mounting fastener attached to said housing which is used to mount and remove said housing
3 from said base plate circuit board.

1 14. (Amended) A controller as described in claim [3] 13 wherein said fastener is an
2 elongated screw which is rotatable attached to said housing along its length such that when
3 the screw is rotated in a first direction the housing electrical connectors are pulled into
4 engagement with said base plate electrical connectors and when turned in an opposite
5 direction pulls said housing electrical connectors out of engagement with said base plate
6 electrical connectors.

1 15. (Amended) A controller as described in claim [3] 13 further comprising a sensor
2 for sensing a change in position of said fastener and a module remove detector system for
3 indicating that the fastener position has changed.

16. (Amended) A controller for executing [a] an application program to process
control information related to control elements comprising:

- a. a plurality of main processor modules each of which runs the application program;
- b. at least one input/output module for receiving and sending control information to control elements communicating with each main processor module;
- c. a time synchronizing system for synchronizing the time clocks of said main processor modules;
- d. a voting system which exchanges information between selected ones of said main processor modules of said plurality of modules and compares the information in each main processor module with the information in other selected ones of said main processor modules;
- e. a selection system which determines which of said plurality of main processor modules is a selected one of said plurality of main processor modules which is used to compare information in each main processor module;
- f. a plurality of separate housings for enclosing electronic circuit boards representing said modules, having a common physical characteristics for receiving said electronic circuit boards and providing housing electrical connectors;

20 g. at least one base plate circuit board for mounting each module which provides
21 base plate electrical receptacles for receiving the housing electrical
22 connectors; and

23 h. a common rail system for mounting of said at least one base plate circuit board
24 and providing electrical connections to each of said housings.

1 17. (Amended) A controller as described in claim [6] 16 wherein there are a plurality
2 of base plate circuit boards, selected ones of said base plate circuit boards receiving said
3 housing for said main processor modules, other selected ones of said base plate circuit boards
4 receiving said housing for said at least one input/output module, and still other selected ones
5 of said base plate circuit boards receiving said housing for said at least one communication
6 module.

1 18. (Amended) A controller as described in claim [1] 16 wherein said housing includes
2 a mounting fastener attached to said housing which is used to mount and remove said housing
3 from said base plate circuit board.

1 19. (Amended) A controller as described in claim [3] 18 wherein said fastener is an
2 elongated screw which is rotatable attached to said housing along its length such that when
3 the screw is rotated in a first direction the housing electrical connectors are pulled into
4 engagement with said base plate electrical connectors and when turned in an opposite
5 direction pulls said housing electrical connectors out of engagement with said base plate
6 electrical connectors.

1 20. (Amended) A controller as described in claim [3] 18 further comprising a sensor
2 for sensing a change in position of said fastener and a module remove detector system for
3 indicating that the fastener position has changed.

1 21. (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:

3 a. a plurality of main processor modules each of which runs the application
4 program;

5 b. a time synchronizing system for synchronizing the time clocks of said main
6 processor modules;

73 quick

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

- c. a voting system which exchanges information between selected ones of said main processor modules of said plurality of modules and compares the information in each main processor module with the information in other selected ones of said main processor modules;
- d. a selection system which determines which of said plurality of main processor modules is a selected one of said plurality of main processor modules which is used to compare information in each main processor module;
- e. a plurality of separate housings for enclosing electronic circuit boards representing said modules, having a common physical characteristics for receiving said electronic circuit boards and providing housing electrical connectors;
- f. at least one base plate circuit board for mounting each module which provides base plate electrical connectors for receiving the housing electrical connectors; and
- g. a common rail system for mounting of said at least one base plate circuit board and providing electrical connections to each of said housings.

1

2

3

4

5

6

22. (Amended) A controller as described in claim [11] 21 wherein there are a plurality of base plate circuit boards, selected ones of said base plate circuit boards receiving said housing for said main processor modules, other selected ones of said base plate circuit boards receiving said housing for said at least one input/output module, and still other selected ones of said base plate circuit boards receiving said housing for said at least one communication module.

1

2

3

¹⁹
~~23~~ (Amended) A controller as described in claim [11] ¹⁷~~21~~ wherein said housing includes a mounting fastener attached to said housing which is used to mount and remove said housing from said base plate circuit board.

1

2

3

4

²⁰
~~24~~ (Amended) A controller as described in claim [13] ¹⁹~~23~~ wherein said fastener is an elongated screw which is rotatable attached to said housing along its length such that when the screw is rotated in a first direction the housing electrical connectors are pulled into engagement with said base plate electrical connectors and when turned in an opposite

62

Q

5 direction pulls said housing electrical connectors out of engagement with said base plate
6 electrical connectors.

1 ²¹25. (Amended) A controller as described in claim [13] ¹⁹23 further comprising a sensor
2 for sensing a change in position of said fastener and a module remove detector system for
3 indicating that the fastener position has changed.

1 ²²26. (Amended) A controller as described in claim [11] ¹⁷21 further comprising at least
2 one input/output module for receiving and sending control information to control elements in
3 said control system communicating with each of said plurality of main processor modules.

1 ²³27. (Amended) A controller as described in claim [11] ¹⁷21 further comprising at least
2 one communication module receiving communicating external signals to of said plurality of
3 main processor modules.

1 ²⁴28. (Amended) A controller as described in claim [11] ¹⁷21 further comprising:

- 2 a. at least one input/output module for receiving and sending control information
3 to control elements in said control system communicating with each of said
4 plurality of main processor modules; and
5 b. at least one communication module for sending and receiving external signals
6 communicating with each of said plurality of main processor modules.

1 29. (Amended) A control system platform for executing [a] an application program to
2 process control information related to control elements comprising:

- 3 a. a plurality of main processor modules each of which runs the application
4 program;
5 b. at least one input/output module for receiving and sending control information
6 to control elements communicating with each main processor module;
7 c. at least one communication module communicating external signals to said
8 plurality of main processor modules;
9 d. a time synchronizing system for synchronizing the time clocks of said main
10 processor modules;

- A3 ~~26~~
- 11 e. a voting system which exchanges information between selected ones of said
12 main processor modules of said plurality of modules and compares the
13 information in each main processor module with the information in other
14 selected ones of said main processor modules;
- 15 f. a selection system which determines which of said plurality of main processor
16 modules is a selected one of said plurality of main processor modules which is
17 used to compare information in each main processor module;
- 18 g. a plurality of separate housings for enclosing electronic circuit boards
19 representing said modules, having a common physical characteristics for
20 receiving said electronic circuit boards and providing housing electrical
21 connectors;
- 22 h. at least one base plate circuit board for mounting each module which provides
23 base plate electrical connectors for receiving the housing electrical connectors;
24 and
- 25 i. a common rail system for mounting of said at least one base plate circuit board
26 and providing electrical connections to each of said housings.

26
1 30. (Amended) A control system platform described in claim [19] 25 wherein there are
2 a plurality of base plate circuit boards, selected ones of said base plate circuit boards
3 receiving said housing for said main processor modules, other selected ones of said base plate
4 circuit boards receiving said housing for said at least one input/output module, and still other
5 selected ones of said base plate circuit boards receiving said housing for said at least one
6 communication module.

27
1 31. (Amended) A control system platform as described in claim [19] 25 wherein said
2 housing includes a mounting fastener attached to said housing which is used to mount and
3 remove said housing from said base plate circuit board.

28
1 32. (Amended) A control system platform as described in claim [21] 29 wherein said
2 fastener is an elongated screw which is rotatable attached to said housing along its length
3 such that when the screw is rotated in a first direction the housing electrical connectors are
4 pulled into engagement with said base plate electrical connectors and when turned in an

discs
A3
5 opposite direction pulls said housing electrical connectors out of engagement with said base
6 plate electrical connectors.

1 33. (Amended) A control system platform as described in claim [21] 29 further
2 comprising a sensor for sensing a change in position of said fastener and a module remove
3 detector system for indicating that the fastener position has changed.

1 34. (Amended) A control system platform for executing [a] an application program to
2 process control information related to control elements comprising:

- 3 a. a plurality of main processor modules each of which runs the application
4 program;
- 5 b. at least one input/output module for receiving and sending control information
6 to control elements communicating with each main processor module;
- 7 c. a time synchronizing system for synchronizing the time clocks of said main
8 processor modules;
- 9 d. a voting system which exchanges information between selected ones of said
10 main processor modules of said plurality of modules and compares the
11 information in each main processor module with the information in other
12 selected ones of said main processor modules;
- 13 e. a selection system which determines which of said plurality of main processor
14 modules is a selected one of said plurality of main processor modules which is
15 used to compare information in each main processor module;
- 16 f. a plurality of separate housings for enclosing electronic circuit boards
17 representing said modules, having a common physical characteristics for
18 receiving said electronic circuit boards and providing housing electrical
19 connectors;
- 20 g. at least one base plate circuit board for mounting each module which provides
21 base plate electrical connectors for receiving the housing electrical connectors;
22 and
- 23 h. a common rail system for mounting of said at least one base plate circuit board

and providing electrical connections to each of said housings.

32
A3
24
1 35. (Amended) A control system platform as described in claim [24] 34 wherein there
2 are a plurality of base plate circuit boards, selected ones of said base plate circuit boards
3 receiving said housing for said main processor modules, other selected ones of said base plate
4 circuit boards receiving said housing for said at least one input/output module, and still other
5 selected ones of said base plate circuit boards receiving said housing for said at least one
6 communication module.

32
1 36. (Amended) A control system platform as described in claim [24] 34 wherein said
2 housing includes a mounting fastener attached to said housing which is used to mount and
3 remove said housing from said base plate circuit board.

33
1 37. (Amended) A control system platform as described in claim [26] 36 wherein said
2 fastener is an elongated screw which is rotatable attached to said housing along its length
3 such that when the screw is rotated in a first direction the housing electrical connectors are
4 pulled into engagement with said base plate electrical connectors and when turned in an
5 opposite direction pulls said housing electrical connectors out of engagement with said base
6 plate electrical connectors.

34
1 38. (Amended) A control system platform as described in claim [26] 36 further
2 comprising a sensor for sensing a change in position of said fastener and a module remove
3 detector system for indicating that the fastener position has changed.

39
1 39. (Amended) A control system platform as described in claim [29] 34 wherein there
2 are a plurality of base plate circuit boards, selected ones of said base plate circuit boards
3 receiving said housing for said main processor modules, other selected ones of said base plate
4 circuit boards receiving said housing for said at least one input/output module, and still other
5 selected ones of said base plate circuit boards receiving said housing for said at least one
6 communication module.

40
1 40. (Amended) A control system platform as described in claim [29] 34 wherein said
2 housing includes a mounting fastener attached to said housing which is used to mount and
3 remove said housing from said base plate circuit board.

41
1 41. (Amended) A control system platform as described in claim [29] 34 wherein said

AB
2 fastener is an elongated screw which is rotatable attached to said housing along its length
3 such that when the screw is rotated in a first direction the housing electrical connectors are
4 pulled into engagement with said base plate electrical connectors and when turned in an
5 opposite direction pulls said housing electrical connectors out of engagement with said base
6 plate electrical connectors.

1 42. (Amended) A control system platform as described in claim [31] ³⁰36 further
2 comprising a sensor for sensing a change in position of said fastener and a module remove
3 detector system for indicating that the fastener position has changed.

1 43. (Amended) A control system platform as described in claim [29] ³⁵34 further
2 comprising at least one input/output module for receiving and sending control information to
3 control elements in said control system communicating with each of said plurality of main
4 processor modules.

1 ~~44.~~ (Amended) A control system platform as described in claim [29] ³⁰~~34~~ further
2 comprising at least one communication module receiving communicating external signals to
3 of said plurality of main processor modules.

1 45. (Amended) A control system platform as described in claim [29] ³⁵34 further
2 comprising:

3 a. at least one input/output module for receiving and sending control information
4 to control elements in said control system communicating with each of said
5 plurality of main processor modules; and

6 b. at least one communication module for sending and receiving external signals
7 communicating with each of said plurality of main processor modules.

1 46. (Amended) A computer-based control system for executing [a] ^Ban application
2 program to process control information related to control elements comprising:

3 a. a plurality of main processor modules each of which runs the application
4 program;

5 b. at least one input/output module for receiving and sending control information
6 to control elements communicating with each main processor module; and

7 c. a time synchronizing system for synchronizing the time clocks of said main
8 processor modules.

1 47. (Amended) [a time synchronizing] A computer-based control system as described
2 in claim 46 wherein said time synchronization system includes rendezvous signals are sent
3 during a scan cycle [and said update signal occurs at least once during each scan cycle].

1 48. (Amended) A computer control system as described in claim [37] 46 further
2 comprising at least one communication module for communicating with said main processor
3 modules and external signals.

1 49. (Amended) A computer control system as described in claim [38] 48 wherein there
2 are a plurality of communication modules each module communicating independently with
3 said main processor modules and said input/output module.

1 50. (Amended) A computer control system for executing [a] an application program to
2 process control information related to control elements comprising:

3 a. a plurality of main processor modules each of which runs the application
4 program;

5 b. at least one input/output module for receiving and sending control information
6 to control elements communicating with each main processor module;

7 c. a time synchronizing system for synchronizing the time clocks of said main
8 processor modules;

9 d. a voting system which exchanges information between selected ones of said
10 main processor modules of said plurality of modules and compares the
11 information in each main processor module with the information in other
12 selected ones of said main processor modules;

13 e. a selection system which determines which of said plurality of main processor
14 modules is a selected main processor module which is used to compare
15 information in each main processor module;

16 f. a plurality of separate housings for enclosing electronic circuit boards
17 representing said modules, having a common physical characteristics for

pub 9
A3
18 receiving said electronic circuit boards; [and]

19 g. a common rail system for mounting of said housings and providing electronic
20 connections to each of said housings[.];

21 h. apparatus for sending a rendezvous signal to all other main processor modules;

22 i. apparatus for receiving a rendezvous signal from all other main processor
23 modules;

24 j. a system for determining the clocking midpoint of all processor signals;

25 k. a clock update apparatus which sends update signals to the clock to increase
26 the clock rate if slower than the clocking midpoint; and

27 l. a clock update apparatus which sends update signals to the clock to decrease
28 the clock rate if faster than the clocking midpoint.

1 51. (Amended) A control system platform for executing a control system program for
2 managing a control system and evaluating the accuracy of information related to said
3 control system, said platform comprising:

4 a. a plurality of main processor modules, each executing a copy of said
5 application program;

6 b. at least one field input/output module communicating with each main
7 processor module; [and]

8 c. a voting system for comparing information between said main processor
9 modules; and

10 d. a restoring [and invalid] system for restoring valid information for access by
11 said main processor modules.

1 52. (Amended) A control system platform as described in claim [4] 51 wherein said
2 information is selected from the group consisting of:

3 a. program code,

- pub 29
A3
- b. fault detection information,
 - c. sensor information,
 - d. command information,
 - e. output information,
 - f. input information, and
 - g. any combination of a through f.

53. (Amended) A control system for executing [a] an application program and evaluating the accuracy of input/output information comprising:

- a. a plurality of main processor modules, each executing said application program;
- b. at least one field input/output module communicating with each main processor module; and
- c. a voting system for comparing information between said main processor modules.

54. (Amended) A control system for executing [a] an application program comprising:

- a. a plurality of main processor modules;
- b. at least one field input/output module communicating with each main processor module; [and]
- c. an attenuated feed back system for determining faults in main processor communications[.];
- d. an attenuated loop back path for all channel transmission information sent over a communication channel by the transmitting processor to any other processors;
- e. memory in said transmitting processor for storing the loop-back information received over said attenuated loop-back path;

- AB
- f. a comparison system for comparing the channel transmitted information with the loop back information stored in memory;
 - g. apparatus for storing a fault code where said channel transmitted information does not compare to said loop back information;
 - h. a comparison system for comparing the loop-back information stored in said memory with the information as transmitted to other processors which is retransmitted to said transmitting processor ;
 - i. a comparison system for comparing the retransmitted information with the loop back information stored in memory; and
 - j. apparatus for storing a fault code where said retransmitted information does not compare to said loop back information.

55. (Amended) A control system platform for executing [a] an application program comprising:

- a. a plurality of main processor modules;
- b. at least one field input/output module communicating with each main processor module; and
- c. a common housing form for enclosing each main processor module, having a plurality of indicators for indicating the status of each processor.

56. (Amended) A channel transmission validity testing system [in] for each processor comprising:

- a. an attenuated loop back path for all channel transmission information sent over a communication channel by the transmitting processor to any other processors;
- b. memory in said transmitting processor for storing the loop-back information received over said attenuated loop-back path;
- c. a comparison system for comparing the channel transmitted information with the loop back information stored in memory; and

AB

10 d. apparatus for storing [a] fault code [where] information when said channel
11 transmitted information does not compare to said loop back information.

1 57. (Amended) A control system platform for executing a application program
2 comprising:

- 3 a. [At] at least one main processor [modules] module;
- 4 b. at least one field input/output module communicating with said main
5 processor module; and
- 6 c. a [common] configurable housing for enclosing said main processor module
7 and said input/output module, having a plurality of indicators for indicating
8 the status of each module.

1 58. (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:

- 3 a. a plurality of main processor modules;
- 4 b. at least one field input/output module for receiving and sending control
5 information communicating with each main processor module;
- 6 c. a timer system for synchronizing time between said main processor module;
7 and
- 8 d. at least one communication module for communicating with said main
9 processor modules and external signals.

1 59. (Amended) A controller for executing [a] an application program to process
2 control information related to control elements comprising:

- 3 a. a plurality of main processor modules;
- 4 b. a plurality of communication modules for communicating with said main
5 processor modules and said input/output module;
- 6 c. a timer system for synchronizing time between said main processor module;
7 and
- 9

A3
8 d. at least one redundant field input/output module having a plurality of field
9 interconnections for receiving and sending control information communicating
10 with each main communication module.

1 60. (Amended) A time synchronization system [in] for each [main] processor of a
2 plurality of processors for synchronizing the time clocks of said [main] processor modules
3 comprising:

4 [a time synchronizing system comprising:]

5 a. apparatus for sending a rendezvous signal to all other [main processor
6 modules] processors;

7 b. apparatus for receiving a rendezvous signal [from] from all other [main
8 processor modules] processors;

9 c. a system for determining the clocking midpoint of all processor signals;

10 d. a clock update apparatus which sends update signals to the clock to increase
11 the clock rate if slower than the clocking midpoint; and

12 e. a clock update apparatus which sends update signals to the clock to decrease
13 the clock rate if faster than the clocking midpoint.

1 61. (Amended) A time synchronization system in a synchronized control system
2 [platform] comprising:

3 a time synchronizing system as described in claim [69] 60 wherein said rendezvous signals
4 are sent during a scan cycle and said update signal occurs at least once during each scan
5 cycle.

1 62. (Amended) A time synchronization system as described in claim 61 further a
2 synchronized control system [platform] comprising plurality of communication modules
3 each module communicating independently with said [main] processor [modules and said
4 input/output module].

1 63. (Amended) A synchronized control system as described in claim [8] 62 further
2 comprising a plurality of input/output modules for communicating with the control field and

3 said [main processor modules] processors and said input/output module.

A3
1 64. (Amended) A synchronized control system as described in claim [10] 63 wherein
2 there are a plurality of communication modules each module communicating independently
3 with said [communication modules each] processor and said input/output module
4 [communicating independently with said main processor modules and said input/output
5 module].

3.6 Claim 65 is deleted.

3.7 Please amend claims 66 through 71 as follows:

1 ~~66.~~ (Amended) A synchronized control system as described in claim [13] 63 further
2 comprising a plurality of redundant input/output modules for communicating with the control
3 field and said communication modules.

1 67. (Amended) A synchronized control system as described in claim [1] 63, wherein
2 said [main] processor module includes:

- 3 a. a [main] processor section having a program executive which runs said control
4 system; and
5 b. an input/output section having a program executive for management of input
6 output functions.

1 68. (Amended) A synchronized control system as described in claim [1] 63, wherein
2 said [main] processor module includes a time synchronization system which compares time
3 between a separate time base and each main processor time and increments or decrements
4 time by a pre-determined amount until the time for each processor matches said time base.

Sub 101
1 ~~69.~~ (Amended) [a] A voting system which exchanges information between selected
2 ones of [said] a main processor modules of said plurality of modules and compares the
3 information in each main processor module with the information in other selected ones of
4 said main processor modules comprising:

- 5 a. an apparatus for loading control system related information from each
6 processor for storage in every other processor;

- Out 10
7
8
9
10
11
12
13
14
- b. a comparison apparatus for comparing loaded control system related information with the comparing processor's control system information;
 - c. memory for storing the results of said comparison;
 - d. a selection apparatus for determining which loaded information compares with said comparing processor's information; and
 - e. a default apparatus for storing a default indication where the comparing processor's information fails to compare with a majority of said loaded processor information.

1 70. (Amended) [a] A time synchronizing system as described in claim 60 wherein said
2 rendezvous signals are sent during a scan cycle and said update signal occurs at least once
3 during each scan cycle.

Out 11
1
2
3
4
5
6
7

71. (Amended) A control system for executing [a] an application program and evaluating the accuracy of input/output information comprising:

- a. a plurality of main processor modules;
- b. at least one field input/output module communicating with each main processor module; and
- c. a voting system for comparing information between said main processor modules.

3.8 Claim 72 is deleted:

3.9 Claims 73- 81 are amended as follows:

1 73. (Amended) A control system for executing [a] an application program comprising:
2
3
4
5
6

- a. a plurality of main processor modules,
- b. at least one field input/output module communicating with each main processor module; and
- c. a attenuated feed back system for determining faults in main processor communications.

1 74. (Amended) A control system platform for executing [a]an application program
2 comprising:

3 [a. a plurality of main processor modules;]

4 [b.]a. at least one field input/output module communicating with each main
5 processor module; and

6 [c.]b. a common housing for enclosing each main processor module; having a
7 plurality of indicators for indicating the status of each processor.

1 75. (Amended) A control system platform for running a control system program which
2 processes information related to a control system; said control system platform comprising:

3 a. a plurality of processors each executing said control system program and
4 processing said control system information;

5 b. at least one input/output module for sending and receiving said information
6 related to said control system communicating with said plurality of processors;
7 and

8 c. a validation system for evaluating said control system information to be
9 processed by said control system program prior to processing by said control
10 system program[.];

1 76. (Amended) A control system platform for running a control system program which
2 processes information related to a control system; said control system platform comprising:

3 a. a plurality of processors each executing said control system program and
4 processing said control system information;

5 b. at least one input/output module for sending and receiving said information
6 related to said control system; communicating with each of said processors;

7 c. at least one communication module for receiving external signals and
8 exchanging external signals with each of said processors and external
9 signals[.]; and

10 d. a validation system for evaluating said control system information to be

11 processed by said control system program prior to processing by said control
12 system program.

A3 13 [a channel transmission validity testing system in each processor comprising:

- 14 a. an attenuated loop back path for all channel transmission information sent
15 over a communication channel by the transmitting processor to any other processors;
- 16 b. memory in said transmitting processor for storing the loop back information
17 received over said attenuated loop back path;
- 18 c. a comparison system for comparing the channel transmitted information with
19 the loop back information stored in memory;
- 20 d. apparatus for storing a fault code where said channel transmitted information
21 does not compare to said loop back information;
- 22 e. a comparison for comparing the loop back information stored in said memory
23 with the information as transmitted to other processors which is retransmitted
24 to said transmitting processor;
- 25 f. a comparison system for comparing the retransmitted information with the
26 loop back information stored in memory; and
- 27 g. apparatus for storing a fault code where said retransmitted information does
28 not compare to said loop back information.]

Amended 77. (Amended) A control system platform for running a control system program which
2 processes information related to a control system; said control system platform comprising:

- 3 a. a plurality of processors executing said control system program and processing
4 said control system information said processors mounted to a common power
5 rail;
- 6 b. at least one input/output module for sending and receiving said information
7 related to said control system; communicating with each of said processors
8 mounted to said common power rail communicating with said plurality of
9 processors;

A3 misc12

10

11

12

13

at least one communication module for receiving external signals and exchanging external signals with each of said processors and external signals; mounted to said common power rail communicating with said plurality of processors over a communications bus;

14

d. a validation system on each processor for evaluating said control system information to be processed by said control system program prior to processing by said control system program; said evaluation system comparing categories of information stored in memory on each processor with the same category of information in memory on other processors and selecting information on which a majority of processors compare as valid information and storing said valid information into the memory of any processor for which the information did not compare with the majority of processors.

15

16

17

18

19

20

21

22

e. each of said processors [are] being interconnected on an inter-processor bus through a loop-back path; said loop back path applying the signals for transmitting information by each transmitting processor to other processors on said bus as an attenuated loop-back signal to said transmitting processor;

23

24

25

26

f. a storage area in the transmitting processor memory for storing said loop-back information; and

27

28

g. a comparator for comparing signals transmitted by said other processors on said bus with said loop back signals to determine if the information in said [signals] loop-back signals is the same as the signals transmitted by said other processors [is the same and the loop back signal information].

29

30

31

1 78. (Amended) A system for determining the validity of transmitted information on a control system platform bus comprising:

2

3

a. an attenuated loop-back path attached to said bus which communicates transmitted information to a transmitting processor transmitting said information over said bus;

4

5

6

b. capture registers resident in said transmitting processor for capturing said loop back information in said memory;

7

9

A3

- 8 c. a comparator for comparing said attenuated loop back information captured in
9 memory with the information transmitted by said transmitting processor;
10 d. a plurality of capture registers resident in said transmitting processor for
11 capturing received information related to said information transmitted [which
12 is received] from other processors on said bus by said transmitting processor;
13 and
14 e. a comparator for comparing said attenuated loop back information captured in
15 memory with the information received by said transmitting processor from
16 other processors on said bus.

1 79. (Amended) An enclosure for circuit boards comprising:

- 2 a. a cover; having a face plate which receives an outer cover having indicia
3 thereon identifying the circuit board functions;
4 b. a base; having fasteners for connecting said base to said cover; said base
5 having a plurality of openings for receiving connectors for interconnecting
6 said circuit boards to external connectors;
7 c. an unitary elongated fastener which is rotatably received in said enclosure for
8 mounting and removing said enclosure.

1 80. (Amended) An enclosure as described in claim 79 wherein said enclosure circuit
2 boards comprise

- 3 a. a separate [circuit a] power circuit board; and
4 b. a separate function circuit board interconnected at one end [of] to said power
5 circuit board and received within said enclosure and mounted thereto.

1 81. (Amended) An enclosure as described in claim 80 wherein said power circuit
2 board and said function circuit board each have elongated ground pins extending through said
3 base and disposed in a pattern such that said ground pins are received by a mating ground
4 receptacle in a [single] predetermined mounting position.

3.10 Claims 82 and 83 are unchanged.

Q

3.11 Amend claim 84 as follows:

84. (Amended) [A common] An enclosure for control system circuit boards comprising:

a. a cover; having heat dissipation surface and including a face plate which receives an outer cover having indicia thereon identifying the circuit board functions and a plurality of openings to permit a plurality of LED indicators to be visible through said cover;

b. a base, having heat dissipation surface and including fasteners for connecting said base to said cover; said base having a plurality of openings for receiving connectors for interconnecting said circuit boards; and

c. [an] a [unitary] single elongated fastener which is rotatably secured in said enclosure for mounting and removing said enclosure.

3.12 Claim 85 is unchanged.

3.13 Amend claims 86 through 87 as follows:

86. (Amended) An enclosure as described in claim 84 further comprising at least one thermal conductive medium adjacent to an inner surface of said enclosure.

87. (Amended) An enclosure as described in claim [81] 84 wherein said enclosure receives at least one circuit board and said circuit board is coupled to elongated grounding pins [attached to said] mounted to said enclosure which extend beyond connectors coupled to said circuit board.

3.14 Claim 88 is unchanged.

3.15 Amend Claims 89 through 106 as follows:

89. (Amended) An enclosure as described in claim 88 wherein said power circuit board and said function circuit board each are electrically coupled to elongated ground pins extending through said enclosure and disposed such that said ground pins can only be inserted into a ground receptacle in a single position.

1 90. (Amended) An enclosure as described in claim 88 further comprising an elongated
2 fastener rotatably attached to said housing and a detector for sensing the position of said
3 elongated fastener when the same is rotated.

1 91. An enclosure as described in claim 84 wherein said elongated fastener includes a
2 characteristic which changes position when the same is rotated and said detector senses the
3 change of position of said characteristic.

[METHOD CLAIMS]

1 92. (Amended) A method for determining the validity of transmitted information on a
2 bus in a multiple processor system comprising the steps of:

- 3 a. transmitting a category of information from a first processor on said bus to a
4 second processor on the bus
- 5 b. passing said transmitted information through an attenuated loop-back path to
6 said first processor;
- 7 c. capturing said transmitted loop-back information in said first processor
8 memory;
- 9 d. comparing said attenuated loop back information captured in said first
10 processor memory with the information transmitted by said first processor;
- 11 e. storing a first result of said comparing in said first processor's memory;
- 12 f. faulting the first processor when the first result indicates a difference in said
13 transmitted information and said loop-back information;
- 14 g. capturing information which is received by said first processor from a second
15 processor on said bus in said first processor memory;
- 16 h. comparing the captured information from said second processor with the same
17 category of information in said first processor memory[,] and
- 18 i. faulting the first processor when the second result indicates a difference in said
19 information.

1 93. (Amended) A method for determining the voting mode of a plurality of processors
2 each having memory and coupled to a inter processor bus comprising the steps of:

- 3 a. exchanging information with said plurality of processors over said bus
4 transmitting a category of information from a first processor on said bus to a
5 second processor on the bus;
6 b. passing said transmitted information through an attenuated loop-back path to
7 said first processor;
8 c. capturing said transmitted loop-back information in said first processor
9 memory;
10 d. comparing said attenuated loop back information captured in said first
11 processor memory with the information transmitted by said first processor;
12 e. storing a first result of said comparing in said first processor's memory;
13 f. faulting the first processor when the first result indicates a difference in said
14 information;
15 g. capturing second processor information which is received by said first
16 processor from a second processor on said bus in said first processor memory;
17 h. comparing said second processor captured information with the same category
18 of information in said first processor; [and]
19 i. faulting the second processor when the second result indicates a difference in
20 said information[.]; and
21 j. [reconfigure] reconfiguring said system to perform comparison with memory
22 information from other processors without using faulted processors.

1 94. (Amended) A method of voting between a plurality of processors having memory
2 comprising the steps of:

- 3 a. exchanging information between said processors;
4 b. comparing information in selected categories in each processor, with the

Sub C13
AP
5 information received from other processors in the same selected category;

6 c. determining if said information conforms in a majority of processors in said
7 category; and

8 d. restoring said conformed category of information in all non-conforming
9 processors.

45

1 95. (Amended) A method of voting as described in claim [42] ~~94~~ comprising the
2 following additional step of determining a midpoint value where three processors are voting
3 analog input information.

46

1 96. (Amended) A method of voting as described in claim [42] ~~94~~ comprising the
2 following additional step of determining a majority value where three processors are voting
3 discrete input information.

47

1 97. (Amended) A method of voting as described in claim [42] ~~94~~ comprising the
2 following additional step of determining an average value where two processors are voting
3 analog input information.

48

1 98. (Amended) A method of voting as described in claim [42] ~~94~~ comprising the
2 following additional step of determining a unanimous value where two processors are voting
3 discrete input information.

1 99. (Amended) A method of synchronizing time within each processor comprising the
2 steps of:

3 a. sensing a synchronization signal from each synchronizing processor;

4 b. determining which synchronizing processor synchronization signal occurs at
5 the midpoint of time;

6 c. selecting the midpoint synchronizing processor time base;

7 d. incrementing the rate of clocking of the latest synchronizing processor time
8 base by a selected number; and

9 e. decrementing the rate of clocking of the earliest synchronizing processor by a
10 selected number. 100

(Amended) A method of synchronizing time as

67

Q

AP
11 Described in claim [48] 99 wherein said processor has a predetermined scan
12 rate and said method is repeated for each scan. 101. (Amended) A method
13 of synchronizing time as described in claim [48] 99 wherein said selected
14 number is a predetermined time increment.

- 15 [a. apparatus for sending a rendezvous signal to all other main processor modules;
- 16 b. apparatus for receiving a rendezvous signal from all other main processor
- 17 modules;
- 18 c. a system for determining the clocking midpoint of all processor signals;
- 19 d. a clock update apparatus which sends update signals to the clock to increase
- 20 the clock rate if slower than the clocking midpoint; and
- 21 e. a clock update apparatus which sends update signals to the clock to decrease
- 22 the clock rate if faster than the clocking midpoint.]

1 102. (Amended) A method of synchronizing time in each of a plurality of main
2 [processor] processors for synchronizing the time clocks of said main processor modules the
3 steps comprising the steps of:

- 4 [:] a. sending a rendezvous signal to all other main processor modules;
- 5 b. receiving a rendezvous signal from all other main processor modules,
- 6 c. determining the clocking midpoint of all processor signals;
- 7 [c]d. determining the clock which is late and adjusting said clock to increase the
- 8 clock rate if earlier than the clocking midpoint; and
- 9 [d]e. determining the clock which is early and adjusting said clock to decrease the
- 10 clock rate if later than the clocking midpoint.

1 103. (Amended) A time synchronizing method as described in claim [111] 102 wherein
2 said rendezvous signals are sent during a scan cycle and said adjusting step occurs at least
3 once during each scan cycle.

1 104. (Amended) A method of testing information in a plurality of processors for

2 accuracy, the steps comprising:

- 3 a. loading control system related information from each processor for storage in
4 every other processor;
- 5 b. comparing said loaded control system from other processors with related
6 information with the comparing processor's control system information;
- 7 c. storing the results of said comparison in memory;
- 8 d. determining which loaded information compares with said comparing
9 processor's information; and
- 10 e. storing a status indication where the comparing processor's information fails
11 to compare with a majority of said loaded processor information.

1 105. (Amended) A method [for determining which of said plurality of] as described in
2 claim 104 further comprising the following steps:

3 [processor modules is a selected one of said plurality of main processor modules which is to
4 be used to compare information in each processor module the steps comprising:]

- 5 a. transmitting information on a bus from the testing main processor module to
6 other main processor modules;
- 7 b. sampling the information transmitted;
- 8 c. comparing the sample with the information transmitted;
- 9 d. setting a fault indication if the information transmitted does not compare with
10 the information sampled; [and]
- 11 e. removing the processor having a fault indication from operation; and
- 12 f. reconfiguring the plurality of main main processor modules to operate without
13 said faulted processor. 106. A method for channel transmission validity
14 testing system in each processor comprising the following steps:

- 15 a. transmitting information from a transmitting processor to at least one receiving

- 16 processor on channel;
- 17 b. sending such information through an attenuated loop back path to said
- 18 transmitting processor;
- 19 c. comparing the channel transmitted information with the loop back information
- 20 stored in memory; and
- 21 d. storing a fault code where said channel transmitted information does not
- 22 compare to said loop back information[;].

3.16 Add a new claim 107 as follows:

- 1 107. (New) A channel transmission validity testing system in each processor comprising:
- 2 a. an attenuated loop-back path for all channel transmission information sent
- 3 over a communication channel by the transmitting processor to any other
- 4 processors;
- 5 b. memory in said transmitting processor for storing the loop-back information
- 6 received over said attenuated loop-back path;
- 7 c. a comparison system for comparing the channel transmitted information with
- 8 the loop-back information stored in memory;
- 9 d. apparatus for storing a fault code where said channel transmitted information
- 10 does not compare to said loop-back information;
- 11 e. a comparison system for comparing the loop-back information stored in said
- 12 memory with the information as transmitted to other processors which is
- 13 retransmitted to said transmitting processor;
- 14 f. a comparison system for comparing the retransmitted information with the
- 15 loop-back information stored in memory; and
- 16 g. apparatus for storing a fault code where said retransmitted information does
- 17 not compare to said loop-back information.

GROUPING OF CLAIMS

4.0 In the companion PCT case the examining officer identified Claims 47, 70, 86 and 103 have as having improper dependencies and these claims were not initially included in the groupings as set for the in Form PCT/ISA/206 by the examining officer. These claims have been amended to correct the failure of dependencies and have been included in their groupings in accordance with the tables below. It was noted in the review of the claims that a number of other claims had improper dependencies and these were also corrected. Some changes in the groupings of the claims resulted. The restated groupings are set forth in the tables below.

Group I Claims Table

<u>Claims as submitted</u>	<u>Claims as amended and renumbered</u>
1-45	1-45
48-53	50-53
55	55
57	57
63-69	63-64, 66-70
71-72	71-72
74	74
77	77
93-98	93-98
100-101	100-101
104-105	104-105

Group II Claims Table

<u>Claims as submitted</u>	<u>Claims as amended and renumbered</u>
46	46-49
58-59	58-62
99	99
102	102-103

Group III Claims Table

<u>Claims as submitted</u>	<u>Claims as amended and renumbered</u>
56	56
78	78
106	106-107